Niket Kumar Choudhary Priyadarshi, S., Choudhary, N., Dwiel, B., Upreti, A., Rotenberg, E., Davis, R., & Franzon, P. (2013). Hetero(2) 3d integration: A scheme for optimizing efficiency/cost of chip multiprocessors. Proceedings of the fourteenth international symposium on quality electronic design (ISQED 2013), 1–7. https://doi.org/10.1109/isqed.2013.6523582 Patsilaras, G., Choudhary, N. K., & Tuck, J. (2012). Efficiently Exploiting Memory Level Parallelism on Asymmetric Coupled Cores in the Dark Silicon Era. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 8(4). https://doi.org/10.1145/2086696.2086707 Choudhary, N. K., Wadhavkar, S. V., Shah, T. A., Mayukh, H., Gandhi, J., Dwiel, B. H., … Rotenberg, E. (2012). FABSCALAR: AUTOMATING SUPERSCALAR CORE DESIGN. IEEE MICRO, 32(3), 48–59. https://doi.org/10.1109/mm.2012.23 Choudhary, N. K., Wadhavkar, S. V., Shah, T. A., Mayukh, H., Gandhi, J., Dwiel, B. H., … Rotenberg, E. (2011). FabScalar: Composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template. ISCA 2011: Proceedings of the 38th Annual International Symposium on Computer Architecture, 11–22. https://doi.org/10.1145/2000064.2000067 Navada, S., Choudhary, N. K., & Rotenberg, E. (2010). Criticality-driven Superscalar Design Space Exploration. PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, pp. 261–272. https://doi.org/10.1145/1854273.1854308 Najaf-abadi, H. H., Choudhary, N. K., & Rotenberg, E. (2009). Core-Selectability in Chip Multiprocessors. 18TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, pp. 113–122. https://doi.org/10.1109/pact.2009.44