2004 article

Chip-package co-implementation of a triple DES processor

Schaffer, T., Glaser, A., & Franzon, P. D. (2004, February). IEEE TRANSACTIONS ON ADVANCED PACKAGING, Vol. 27, pp. 194–202.

By: T. Schaffer n, A. Glaser n & P. Franzon n

author keywords: CMOS; DES processor; IC; I/O; MCM package
TL;DR: Measurements show 3DES operation at 110 MHz, which translates to a throughput of over 7 Gb/s, the highest reported 3DES throughput to date. (via Semantic Scholar)
UN Sustainable Development Goal Categories
7. Affordable and Clean Energy (OpenAlex)
Sources: Web Of Science, NC State University Libraries
Added: August 6, 2018

1997 journal article

The delay vernier pattern generation technique

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 32(4), 551–562.

By: G. Moyer n, M. Clements n, W. Liu, T. Schaffer n & R. Cavin*

author keywords: delay circuits; delay-locked loops; delay verniers; signal generators; wave pipelining
TL;DR: A new technique for generating an arbitrary digital data stream with very fine timing resolution, called the delay vernier generator, which can achieve unprecedented timing resolution in a particular circuit technology. (via Semantic Scholar)
Source: Web Of Science
Added: August 6, 2018

Citation Index includes data from a number of different sources. If you have questions about the sources of data in the Citation Index or need a set of data which is free to re-distribute, please contact us.

Certain data included herein are derived from the Web of Science© and InCites© (2024) of Clarivate Analytics. All rights reserved. You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.