@article{kang_liu_cavin_1997, title={A CMOS high-speed data recovery circuit using the matched delay sampling technique}, volume={32}, ISSN={["0018-9200"]}, DOI={10.1109/4.634670}, abstractNote={This paper presents a scheme and circuitry for demultiplexing and synchronizing high-speed serial data using the matched delay sampling technique. By simultaneously propagating data and clock signals through two different delay taps, the sampler achieves a very fine sampling resolution which is determined by the difference between the data and clock delays. This high resolution sampling capability of the matched delay sampler can be used in the oversampling data recovery circuit. A data recovery circuit using the matched delay sampling technique has been designed and fabricated in 1.2-/spl mu/m CMOS technology. The chip has been tested at 417 Mb/s [2.4 ns nonreturn to zero (NRZ)] input data and demultiplexes serial input data into four 104 Mb/s (9.6 ns NRZ) output streams with 800 mW power consumption at 4 V power supply. While recovering data, the sampling clock running at 1/4 of the data frequency is phase-tracking with the input data based on information extracted from a digital phase control circuit.}, number={10}, journal={IEEE JOURNAL OF SOLID-STATE CIRCUITS}, author={Kang, JK and Liu, WT and Cavin, RK}, year={1997}, month={Oct}, pages={1588–1596} }