2017 conference paper
A case for standard-cell based RAMs in highly-ported superscalar processor structures
Proceedings of the eighteenth international symposium on quality electronic design (isqed), 131–137.
2016 conference paper
AnyCore: A synthesizable RTL model for exploring and fabricating adaptive superscalar cores
Ieee international symposium on performance analysis of systems and, 214–224.
