Weifu Li

Works (5)

Updated: April 11th, 2023 10:13

2022 journal article

Hardware Implementation of Hierarchical Temporal Memory Algorithm

ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 18(1).

By: W. Li n, P. Franzon n , S. Dey n & J. Schabel  n

author keywords: Hierarchical temporal memory (HTM); ASIC design; distributed memory; KTH benchmark
topics (OpenAlex): Advanced Data Compression Techniques; Network Packet Processing and Optimization; Graph Theory and Algorithms
TL;DR: Hierarchical temporal memory is an un-supervised machine learning algorithm that can learn both spatial and temporal information of input that has been successfully applied to multiple areas. (via Semantic Scholar)
UN Sustainable Development Goals Color Wheel
UN Sustainable Development Goal Categories
Source: Web Of Science
Added: January 23, 2023

2021 journal article

A Scalable Cluster-based Hierarchical Hardware Accelerator for a Cortically Inspired Algorithm

ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 17(4).

By: S. Dey n, L. Baker n, J. Schabel  n, W. Li n & P. Franzon n 

author keywords: Neuromorphic computing; accelerator; cortical processor; hierarchical temporal memory; sparse distributed memory
topics (OpenAlex): Advanced Memory and Neural Computing; Advanced Neural Network Applications; Stochastic Gradient Optimization Techniques
TL;DR: A scalable, configurable and cluster-based hierarchical hardware accelerator through custom hardware architecture for Sparsey, a cortical learning algorithm inspired by the operation of the human cortex that uses a Sparse Distributed Representation to enable unsupervised learning and inference in the same algorithm. (via Semantic Scholar)
UN Sustainable Development Goals Color Wheel
UN Sustainable Development Goal Categories
7. Affordable and Clean Energy (OpenAlex)
Sources: Web Of Science, NC State University Libraries
Added: February 28, 2022

conference paper

Hardware implementation of hierarchical temporal memory algorithm

Li, W. F., & Franzon, P. 2016 29th IEEE International System-on-Chip Conference (SOCC), 133–138.

By: W. Li & P. Franzon 

Source: NC State University Libraries
Added: August 6, 2018

conference paper

Hardware implementation of hierarchical temporal memory algorithm

Li, W. F., & Franzon, P. 2016 29th IEEE International System-on-Chip Conference (SOCC), 133–138.

By: W. Li & P. Franzon 

Source: NC State University Libraries
Added: August 6, 2018

conference paper

Processor-in-memory support for artificial neural networks

Schabel, J., Baker, L., Dey, S., Li, W. F., & Franzon, P. D. 2016 IEEE International Conference on Rebooting Computing (icrc).

By: J. Schabel, L. Baker, S. Dey, W. Li & P. Franzon 

Source: NC State University Libraries
Added: August 6, 2018

Citation Index includes data from a number of different sources. If you have questions about the sources of data in the Citation Index or need a set of data which is free to re-distribute, please contact us.

Certain data included herein are derived from the Web of Science© and InCites© (2025) of Clarivate Analytics. All rights reserved. You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.